Circuit analysis algorithm that supports netlist extraction, 'Highlight connected Areas' and 'Guitar Wiring Analyzer' features improved to take PCB trace layer and component z-order into account for better accuracy

Browse Source

...

This commit is contained in:

Bane Stojkovic

2022-11-23 22:50:01 +01:00

parent ec5e1ae233

commit d3d98b3058

28 changed files with 447 additions and 160 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download Patch File Download Diff File Expand all files Collapse all files

diylc/diylc-swing/lib/diylc-core.jar

BIN

Binary file not shown.