Files
diy-layout-creator/diylc-regression-data/reports/2022-11-25T18_41_03.886-V4_34_0.csv
T

472 B

1OKFailedTotal TimeAvg Time
2012130961091
3FileStatusMessageTime
4IIc+.diyFAILEDNetlists do not match with switches;Netlists do not match without switches3227
5deacy.diyFAILED0
6jfet boost.diyFAILED0
7lp switch + pots.diyFAILED0
8rangemaster.diyFAILED0
9ruby.diyFAILED0
10slo2.diyFAILED0
11splitter2.diyFAILED0
12standard strat.diyFAILEDImages do not match!9869
13tda1521a-2.diyFAILED0
14timmy7.diyFAILED0
15travelcaster3 (new format).diyFAILED0