Logo
Explore Help
Sign In
BDC/diy-layout-creator
2
0
Fork 0
You've already forked diy-layout-creator
mirror of https://github.com/bancika/diy-layout-creator synced 2026-11-10 09:12:09 +10:00
Code Issues Packages Projects Releases Wiki Activity
Files
d3d98b3058d5f5170ffb3eba43dd8d057ff876c1
diy-layout-creator/diylc/diylc-core
T
History
Bane Stojkovic d3d98b3058 Circuit analysis algorithm that supports netlist extraction, 'Highlight connected Areas' and 'Guitar Wiring Analyzer' features improved to take PCB trace layer and component z-order into account for better accuracy
2022-11-23 22:50:01 +01:00
..
.settings
Fixed the issue with Ohm symbol rendering with some fonts and changed
2019-01-17 00:01:51 +01:00
doc
keyword auto-generation
2016-10-30 01:04:26 +02:00
lib
Refactor netlist calculation
2022-10-20 18:36:39 +02:00
src/org/diylc
Circuit analysis algorithm that supports netlist extraction, 'Highlight connected Areas' and 'Guitar Wiring Analyzer' features improved to take PCB trace layer and component z-order into account for better accuracy
2022-11-23 22:50:01 +01:00
templates
move folders
2016-10-23 17:29:23 +02:00
test/org/diylc
Big update - replace Point with Point2D in most places to increase
2020-09-10 12:21:48 +02:00
themes
move folders
2016-10-23 17:29:23 +02:00
.classpath
Refactor netlist calculation
2022-10-20 18:36:39 +02:00
.gitignore
move folders
2016-10-23 17:29:23 +02:00
.project
move folders
2016-10-23 17:29:23 +02:00
build.xml
Add includeantruntime="false" to javac tasks to avoid compiler warnings
2020-03-31 13:06:05 +02:00
config.properties
move folders
2016-10-23 17:29:23 +02:00
diylc-core.iml
add IDEA support
2021-01-17 18:32:28 +01:00
Powered by Gitea Version: 1.26.4 Page: 1280ms Template: 171ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API