bb3b37f23b
patched osx component loading issue, investigate further
2019-03-25 08:21:20 +01:00
fcea5975a8
change backup folder name
2019-03-24 21:38:27 +01:00
2294ac45a2
copy loaded file as-is to backup folder
2019-03-24 21:37:37 +01:00
5598f22b2f
Added "Auto-Wrap Label" component
...
extracted string rendering function into a separate class
2019-03-24 08:34:28 +01:00
812b7adb28
remove newPoints and reuse points for backward compatibility
2019-03-23 22:44:09 +01:00
9fd5a8fe96
redo relaxed validation
2019-03-23 19:11:06 +01:00
0b8952e354
relax validation of control point collision while dragging
2019-03-23 18:54:44 +01:00
5c47ff1ef0
added ability to include or exclude switches from netlist analyzer
2019-03-23 18:05:28 +01:00
b85b93404b
Added mini toolbar in the top-right corner of the screen with transform
...
actions exposed for quick access
2019-03-22 23:37:59 +01:00
b46f46aa99
When pasting a group of components that contain at least one "PCB Text"
...
instance, some of the other components get rendered mirrored while
position the pasted components
2019-03-22 22:29:05 +01:00
48266d3b27
fix the 3rd control point when copy-pasting
2019-03-22 21:04:54 +01:00
eb6cc76f02
make autosave params configurable
2019-03-22 20:58:27 +01:00
a5d512ca37
Merge branch 'master' of https://github.com/bancika/diy-layout-creator.git
2019-03-22 16:39:23 +01:00
1d038b5f8c
better log
2019-03-22 16:39:08 +01:00
9366f9c602
Auto-save plugin now works by periodically creating project backups in
...
user\.diylc\autoSave directory and maintains file history, keeping the
last X versions of the file. Maximum size for all backups is
configurable and pre-set to 64MB
2019-03-22 16:38:01 +01:00
23b4fcae02
Update README.md
2019-03-22 10:34:55 +01:00
14a994e68f
Improve "Expand Selection" feature to use the same algorithm as netlists
...
for better precision<
2019-03-22 00:47:28 +01:00
894ff1a2cb
Assign new name for pasted component if the project already contains
...
components under that name
2019-03-20 22:35:28 +01:00
78dcd27e1d
Some schematic symbols (transistors, potentiometer...) get into bad
...
state when rotated and flipped at the same time
2019-03-20 20:06:38 +01:00
714db98afa
deleted old file
...
fixed pin rendering on some components
2019-03-20 19:27:46 +01:00
2faa2c6d61
reorganized "stretchable" property into more granular control at the
...
point level
added controlable label to pot symbol and transistor symbols
2019-03-20 19:21:31 +01:00
3c45336afe
rename a function
2019-03-19 21:26:03 +01:00
a0601cc83d
better default label position on schematic symbols
2019-03-19 19:03:21 +01:00
9925d58347
keep label oriantation the same between the two modes
2019-03-18 22:57:30 +01:00
6c241b3180
added third control point to leaded components to set label position
2019-03-18 22:49:27 +01:00
838adc9a51
reorganize netlist code, comment out unused functions
2019-03-14 22:36:43 +01:00
41d2b73cca
Merge switch configurations that yield with the same effective wiring
...
for "Analyze Guitar Wirings" module, for more compact report
2019-03-14 22:26:49 +01:00
8d3789a0b0
update file
2019-03-14 11:19:15 +01:00
95f65dcdf1
scan library folder for more jars
2019-03-14 11:14:32 +01:00
3d0f9554b0
Honor all possible combinations of "DIP Switch" positions when creating
...
a netlist
2019-03-14 10:32:51 +01:00
0c21e013b4
improve node display for single point componenets
2019-03-14 10:03:04 +01:00
f8e24b0937
Improve performance of netlist calculations
2019-03-14 00:08:39 +01:00
37d5ce18fc
Z-order of components sometimes gets wrong when importing a DIY file
...
into another file
2019-03-13 21:24:55 +01:00
e9a2785344
Honor "Terminal Strip" connectivity when creating a netlist
2019-03-13 20:54:24 +01:00
4de3b6d97c
Output SPICE node names in the "Nxxx" format
...
join all nodes connected to GND together
2019-03-13 19:23:35 +01:00
92a2bb9809
fix "Ground Symbol" jumping
2019-03-10 22:58:36 +01:00
440b953531
fix orientation parsing
2019-03-10 22:53:01 +01:00
1bc11e09ab
release
2019-03-10 22:36:09 +01:00
f20b896184
release
2019-03-10 22:32:34 +01:00
49d93b42a4
update.xml
2019-03-10 17:51:21 +01:00
b279510e5c
Detect when a file is created with a newer version of DIYLC and show a
...
warning
Force correct prefix for transistors in spice
2019-03-10 09:03:22 +01:00
a83cda9ecd
custom XStream converters for more compact files
2019-03-09 21:45:34 +01:00
f63b422a8c
Cleaner XML format for .DIY files with less cross-references
...
pinout update
2019-03-09 20:15:36 +01:00
7af919b303
move section handling to base component interface
...
do analysis in background thread
2019-03-09 18:01:42 +01:00
1c1ec2fcf5
refactor transistor packages with a base class, add pinouts
2019-03-09 17:24:34 +01:00
8ccdd84a6f
add support to map DIYLC pin indices to spice
2019-03-09 16:47:18 +01:00
54ff518438
basic implementation of spice exporter
2019-03-09 14:46:00 +01:00
c893b37fdf
don't show favorites for categories
2019-03-09 11:27:15 +01:00
81e259bb62
fix the sorting for favorites
2019-03-09 11:24:44 +01:00
d5aac6b265
When in "Highlight Connected Area" mode, the status bar shows useful
...
information making it harder to forget what the mode does
2019-03-09 11:19:32 +01:00
Branislav Stojkovic