Logo
Explore Help
Sign In
BDC/diy-layout-creator
2
0
Fork 0
You've already forked diy-layout-creator
mirror of https://github.com/bancika/diy-layout-creator synced 2026-11-10 09:12:09 +10:00
Code Issues Packages Projects Releases Wiki Activity
Files
a9036e7b196ea3d7e8a9f84678cfcf17bf740350
diy-layout-creator/diylc/diylc-library
T
History
Bane Stojkovic d3d98b3058 Circuit analysis algorithm that supports netlist extraction, 'Highlight connected Areas' and 'Guitar Wiring Analyzer' features improved to take PCB trace layer and component z-order into account for better accuracy
2022-11-23 22:50:01 +01:00
..
lib
Circuit analysis algorithm that supports netlist extraction, 'Highlight connected Areas' and 'Guitar Wiring Analyzer' features improved to take PCB trace layer and component z-order into account for better accuracy
2022-11-23 22:50:01 +01:00
src/org/diylc
Circuit analysis algorithm that supports netlist extraction, 'Highlight connected Areas' and 'Guitar Wiring Analyzer' features improved to take PCB trace layer and component z-order into account for better accuracy
2022-11-23 22:50:01 +01:00
test/org/diylc
Datasheet rework, more data added
2022-11-05 21:11:29 +01:00
.classpath
Upcoming (#686)
2022-02-16 23:41:47 +01:00
.gitignore
add libs to repository so the app can run
2016-11-02 11:39:40 +01:00
.project
move folders
2016-10-23 17:29:23 +02:00
build.xml
Add includeantruntime="false" to javac tasks to avoid compiler warnings
2020-03-31 13:06:05 +02:00
diylc-library.iml
add IDEA support
2021-01-17 18:32:28 +01:00
Powered by Gitea Version: 1.26.4 Page: 479ms Template: 15ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API