Logo
Explore Help
Sign In
BDC/diy-layout-creator
2
0
Fork 0
You've already forked diy-layout-creator
mirror of https://github.com/bancika/diy-layout-creator synced 2026-11-10 09:12:09 +10:00
Code Issues Packages Projects Releases Wiki Activity
Files
a9036e7b196ea3d7e8a9f84678cfcf17bf740350
diy-layout-creator/diylc/diylc-library/lib
T
History
Bane Stojkovic d3d98b3058 Circuit analysis algorithm that supports netlist extraction, 'Highlight connected Areas' and 'Guitar Wiring Analyzer' features improved to take PCB trace layer and component z-order into account for better accuracy
2022-11-23 22:50:01 +01:00
..
app-framework.jar
Upcoming (#686)
2022-02-16 23:41:47 +01:00
diylc-core.jar
Circuit analysis algorithm that supports netlist extraction, 'Highlight connected Areas' and 'Guitar Wiring Analyzer' features improved to take PCB trace layer and component z-order into account for better accuracy
2022-11-23 22:50:01 +01:00
jep-2.4.1.jar
Import files created in DIYLC v2
2017-05-08 11:42:16 +02:00
log4j-1.2.15.jar
move folders
2016-10-23 17:29:23 +02:00
poi-3.5-FINAL-20090928.jar
Improve performance of "Image" component and greatly reduce file size
2019-02-24 14:32:30 +01:00
svgSalamander-1.1.2.4.jar
Next (#656)
2021-07-11 15:05:11 +02:00
xstream-1.4.19.jar
Upcoming (#686)
2022-02-16 23:41:47 +01:00
Powered by Gitea Version: 1.26.4 Page: 302ms Template: 13ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API